12/8 Verilog Behaviornl Model

module D_filp_flop ( q , data_in , dk )
input data_in , clk;
output q;
reg q;

always@( clk )
begin
if ( clk == 0 )
q = q;
else
q = data_in;
end
endmodule